

FIG. 1




FIG. 2A




FIG. 2B




FIG. 3




FIG. 4A





FIG. 4B



5/21

FIG. 5

Receiver Input and Source Centered Clock Performance

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Output Common Mode	V <sub>cm</sub>	See Figure Below	1575	1675	1775	mV
Single Ended Output Impedance	Z <sub>SE</sub>		40	50	60	Ω
Differential Input impedance	Z <sub>d</sub>		80	100	120	Ω
Input Impedance Mismatch	Z <sub>M</sub>				10	%
Q40, CML Input Differential Amplitude, p-p	Δ VQDO	See Figure Below	400	500	600	mV
Q40 Input Rise and Fall Time (20% to 80%)	t <sub>RH</sub> , t <sub>FH</sub>			25	35	ps
Differential output return loss*	S11	Up to 7.5 GHz	10			dB
4-by-1 mux input return loss >15 db at 10 GHz						




FIG. 6





FIG. 7

# Transmit and Receive



**FIG. 8**







FIG. 9

10/21



**FIG. 10B**




FIG. 10A

12/21




FIG. 10C




FIG. 11A




FIG. 11B





FIG. 11C



**FIG. 11D**






FIG. 12A

# DEMUX LATCH 1202, 1204




FIG. 12B

Delay Element 2404  
(2402, 2408)




FIG. 13




FIG. 14




FIG. 15A




FIG. 15B